Cache Memories and Real-Time Systems

作者: Filip Sebek

DOI:

关键词:

摘要: The first methods to bound execution time in computer systems with cache memories were presented the late eighties — twenty years after designed. Today, fifteen later, has been developed . that state-of-theart ago. This report presents and real-time from very basics state-of-the-art of memory design, use limitations current technology. Methods handle intrinsic extrinsic behavior on instruction data caches will be discussed, but also close issues like pipelining, DMA other unpredictable hardware components briefly presented. No method is today able automatically calculate a safe tight Worst-Case Execution Time (WCETC ) for any arbitrary program runs modern high-performance system there are always cases where cross into problems. Many can although give WCETC or reduce related problems under specified circumstances.

参考文章(62)
Tai-Yi Huang, Jane W.-S. Liu, Predicting the Worst-Case Execution Time of the Concurrent Execution of Instructions and Cycle-Stealing DMA I/O Operations. Workshop on Languages, Compilers, & Tools for Real-Time Systems. pp. 1- 6 ,(1995)
André Seznec, A New Case for Skewed-Associativity INRIA. ,(1997)
Andrew Wolfe, Software-based cache partitioning for real-time applications Journal of Computer and Software Engineering - Special issue: hardware-software codesign archive. ,vol. 2, pp. 315- 327 ,(1994)
Randall T. White, Frank Mueller, Chris Healy, David Whalley, Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches Real-time Systems. ,vol. 17, pp. 209- 233 ,(1999) , 10.1023/A:1008190423977
Martin Alt, Florian Martin, Generation of Efficient Interprocedural Analyzers with PAG static analysis symposium. pp. 33- 50 ,(1995) , 10.1007/3-540-60360-3_31
Dan Page, Henk Muller, David May, James Irwin, Novel Caches for Predictable Computing University of Bristol. ,(1998)
Jan Gustafsson, Analyzing execution-time of object-oriented programs using abstract interpretation Acta Universitatis Upsaliensis. ,(2000)
Sheayun Lee, Chang-Gun Lee, Minsuk Lee, Sang Lyul Min, Chong Sang Kim, Limited Preemptible Scheduling to Embrace Cache Memory in Real-Time Systems languages compilers and tools for embedded systems. pp. 51- 64 ,(1998) , 10.1007/BFB0057780
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
J.V. Busquets-Mataix, J.J. Serrano-Martin, R. Ors-Carot, P. Gil, A. Wellings, Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems Real-time Systems. pp. 271- 276 ,(1996) , 10.1109/EMWRTS.1996.557940