Multi-channel time-interleaved analog-to-digital converter

作者: 邱炳森 , Bingsen Qiu

DOI:

关键词:

摘要: The present invention provides a multi-channel time-interleaved analog-to-digital converter including: clock generating circuit work for the converter; channel ADC group including number M of channels configured to be architecture, operating in turn way time division multiplexing under control and converting one high speed analog input signal low digital output signals, wherein is an integer not smaller than 2; skew detecting timing errors signals real time, acquiring parameters each relative reference channel; compensation reconstruction compensating reconstructing from on basis detected by circuit; combination combining compensated generated obtaining finally.

参考文章(18)
Binning Chen, Jiangfeng Wu, Direct sampling receiver with continuous-time mdac ,(2013)
Richard J. Velazquez, Scott R. Velazquez, Adaptive digital receiver ,(2012)
Lawrence J. Kushner, Gerhard Sollner, Michael P. Anthony, Background calibration of offsets in interleaved analog to digital converters ,(2010)
Ru Yi, Minghui Wu, Koji Asami, Haruo Kobayashi, Ramin Khatami, Atsuhiro Katayama, Isao Shimizu, Kentaroh Katoh, Digital Compensation for Timing Mismatches in Interleaved ADCs asian test symposium. pp. 134- 139 ,(2013) , 10.1109/ATS.2013.34