Power saving mechanism to reduce load replays in out-of-order processor

摘要: An apparatus includes a first reservation station and second station. The dispatches load micro instruction, detects indicates on hold bus if the instruction is specified directed to retrieve an operand from prescribed resource other than on-core cache memory. coupled bus, one or more younger instructions therein that depend for execution after number of clock cycles following dispatch it indicated configured stall until has retrieved operand.