Memory refresh method and devices
作者： Thomas Vogelsang , Richard Perego , John Brooks
DOI:
关键词:
摘要: The present disclosure describes DRAM architectures and refresh controllers that allow for scheduling of an opportunistic a device concurrently with normal row activate command directed toward the device. Each affords “opportunity” to another independent (i.e., wordline) within memory no conflict.
lens.org 参考文章(26)
Parminder K. Gill, John W. Brooks, Hang Nguyen, Trung Nguyen, Control system, storage device and method for controlling access to a shared memory using a bus control or handshaking protocol ,(2000)
Jae-Bum Ko, Jin-Hong Ahn, Sang-Hoon Hong, Se-Jun Kim, Semiconductor memory device for enhancing refresh operation in high speed data access ,(2003)
Chad A. Bellows, Lawrence Lai, Wayne S. Richardson, Memory device having staggered memory operations ,(2004)
Yongki Kim, Dynamic semiconductor memory with improved refresh mechanism ,(2007)
Shinji Tanaka, Semiconductor memory device requiring refresh operation ,(2003)
Yogesh Luthra, David Edward Fisch, Techniques for reducing impact of array disturbs in a semiconductor memory device ,(2010)
Kevin J. Ryan, DRAM with hidden refresh ,(2005)
Robert Norman, Serial memory interface ,(2006)
Timothy B. Cowles, Jeffrey P. Wright, Method for writing to multiple banks of a memory device ,(2007)