Distributed simulation system having phases of a timestep

作者: James P. Freyensee , Steven A. Sivier , Carl B. Frankel , Carl Cavanagh

DOI:

关键词:

摘要: A distributed simulation system is provided in which timesteps may be divided into a first phase (referred to as the zero time herein) and second real herein). In phase, each node process one or more received commands without causing simulator evaluate model that node. cause response command supplying signal values model. embodiment, iterate evaluation of for supplies values. Each iteration optionally include transmitting including output produced by during iteration.

参考文章(62)
James Freyensee, Steven Sivier, Carl Frankel, Carl Cavanagh, Grammar for message passing in a distributed simulation environment ,(2001)
Glenn A. Dearth, Paul M. Whittemore, Virtual bus for distributed hardware simulation ,(1996)
Jouko Juhani Kapanen, Master-slave synchronization ,(1999)
Ieee Standards Board, IEEE Standard hardware Description language : based on the Verilog hardware description language The Institute of Electrical and Electronics Engineers. ,(1996)
James Freyensee, Steven Sivier, Carl Frankel, Carl Cavanagh, Verification simulator agnosticity ,(2001)
Ana Kapetanakis, David Hinds, Mark C. Campbell, David S. Levin, Stephen J. McFarland, David J. Miller, Object oriented framework for testing software ,(1996)