作者: M.N. Velev , R.E. Bryant
关键词:
摘要: We compare SAT-checkers and decision diagrams on the evaluation of Boolean formulas produced in formal verification both correct buggy versions superscalar VLIW microprocessors. identify one SAT-checker that significantly outperforms rest. evaluate ways to enhance its performance by variations generation correctness formulas. reassess optimizations previously used speed up probe future challenges.