Two-channel receiver back-end using statistically calibrated HRM with >70dB 3 rd and 5 th harmonic rejection for carrier aggregation in 32nm CMOS

作者: Erkan Alpman , Hasnain Lakdawala , Marian Verhelst

DOI:

关键词:

摘要: A wideband receiver back-end supporting dual band reception for carrier aggregation has been implemented in 32nm CMOS. The proposed architecture relies on tunable phase generation circuitries, feeding parallel paths consisting of a harmonic rejection mixer and ΔΣ-ADC. 3rd 5th order distortion is suppressed through statistical calibration, exploiting the inherent circuit variability, achieving HR3 HR5 jointly exceeding 70dB when tested across multiple dies, while dissipating 16mW per channel covering mixing range 240MHz.

参考文章(7)
L. Sundstrom, M. Anderson, M. Andersson, Pietro Andreani, Harmonic rejection mixer at ADC input for complex IF dual carrier receiver architecture 2012 IEEE Radio Frequency Integrated Circuits Symposium. pp. 265- 268 ,(2012) , 10.1109/RFIC.2012.6242278
Huajiang Zhang, Tian Bao Gao, Sam Chun Geik Tan, Osama Shana'a, A harmonic-rejection mixer with improved design algorithm for broadband TV tuners 2012 IEEE Radio Frequency Integrated Circuits Symposium. pp. 163- 166 ,(2012) , 10.1109/RFIC.2012.6242255
Aslam A Rafi, Alessandro Piovaccari, Peter Vancorenland, Tyson Tuttle, A harmonic rejection mixer robust to RF device mismatches international solid-state circuits conference. pp. 66- 68 ,(2011) , 10.1109/ISSCC.2011.5746222
Jody Greenberg, Fernando De Bernardinis, Carlo Tinella, Antonio Milani, Johnny Pan, Paola Uggetti, Marco Sosio, Shaoan Dai, Samuel Er-Shen Tang, Giovanni Cesura, Gabriele Gandolfi, Vittorio Colonna, Rinaldo Castello, A 40-MHz-to-1-GHz Fully Integrated Multistandard Silicon Tuner in 80-nm CMOS IEEE Journal of Solid-State Circuits. ,vol. 48, pp. 2746- 2761 ,(2013) , 10.1109/JSSC.2013.2276130
J.A. Weldon, R.S. Narayanaswami, J.C. Rudell, Li Lin, M. Otsuka, S. Dedieu, Luns Tee, King-Chun Tsai, Cheol-Woong Lee, P.R. Gray, A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers international solid-state circuits conference. ,vol. 36, pp. 2003- 2015 ,(2001) , 10.1109/4.972151
Z. Ru, N.A. Moseley, E. Klumperink, B. Nauta, Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference IEEE Journal of Solid-state Circuits. ,vol. 44, pp. 3359- 3375 ,(2009) , 10.1109/JSSC.2009.2032272
M.P. Flynn, C. Donovan, L. Sattler, Digital calibration incorporating redundancy of flash ADCs IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 50, pp. 205- 213 ,(2003) , 10.1109/TCSII.2003.811435