Instruction for multithreaded parallel processor

作者: Matthew J. Adiletta , Gilbert Wolrich , Donald Hooper , Debra Bernstein , William Wheeler

DOI:

关键词:

摘要: A parallel hardware-based multithreaded processor is described. The processo r includes a general purpose that coordinates system functions and plurality of microengines support multiple hardware threads or contexts (CONTEXT). also memory control has first controller sorts references based on whether the are directed to an even bank odd second optimizes upon read write references. Instructions for switching branching executing (Context Descriptors ) disclosed.

参考文章(10)
Rupaka Mahalingaiah, Brian D. McMinn, James K. Pickett, Context-dependent memory-mapped registers for transparent expansion of a register file ,(1997)
Alessandro Forin, Moataz A. Mohamed, Jerry R. Van Aken, Seungyoon Peter Song, Le T. Nguyen, Heonchul Park, Andrew R. Raffman, Efficient context saving and restoring in a multi-tasking computing system environment ,(1996)
Richard J. Schmalz, Alan G. Ganek, James Lum, Michael G. Mall, Terry L. Borden, Carol E. Clark, Casper A. Scalzi, Richard I. Baum, Linkage mechanism for program isolation ,(1991)
Yasuhiro Nakatsuka, Takashi Hotta, Shigeya Tanaka, Masahiro Iwamura, Yoshiki Kobayashi, Kenichi Kurosawa, Masahiko Saito, Takeshi Takemoto, Tadaaki Bandoh, Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memory ,(1995)
Darren Kerr, Kenneth Michael Key, William E. Jennings, Michael L. Wright, System for context switching between processing elements in a pipeline of processing elements ,(1998)
Achmed Rumi Zahir, Jonathan K. Ross, LOADRS instruction and asynchronous context switch ,(1998)
Tokuzo Kiyohara, Kyoshi Maenobu, Makoto Hirai, Kosuke Yoshioka, Takaharu Tanaka, Processor capable of efficiently executing many asynchronous event tasks ,(1998)