High voltage to low voltage level shifter

作者: Kevin M. Buck , Herbert L. Hess , Erik J. Mentze , David F. Cox

DOI:

关键词:

摘要: A shifter circuit comprises, in one embodiment, an input voltage divider stage comprising multiple transistors arranged a transistor stack defining plurality of intermediate nodes. The is connected between signal and ground has at least output. An inverting buffer to supply coupled the divider's configured provide inverted output signal. Means are provided for stepping up signal, receiving stepped providing level-shifted level lower than that

参考文章(7)
Harumi Miyazaki-shi Kawano, Akihiro Miyazaki-shi Sushihara, Output circuit, input circuit and input/output circuit ,(1998)
Sumio Tanaka, Junichi Miyamoto, Nobuaki Ohtsuka, Keniti Imamiya, Shigeru Atsumi, Semiconductor integrated circuit including output buffer ,(1989)
Derwin W. Mattos, Brian M. Appold, High voltage CMOS signal driver with minimum power dissipation ,(2000)
John M. Callahan, Die information logic and protocol ,(2001)
Thuerey Eduard, TYPE-WRITING MACHINE. ,(1903)