DianNao family: energy-efficient hardware accelerators for machine learning
作者： Yunji Chen , Tianshi Chen , Zhiwei Xu , Ninghui Sun , Olivier Temam
DOI: 10.1145/2996864
关键词:
摘要: … The original version of this paper is entitled “DianNao: A Small-Footprint, High-Throughput Accelerator for Ubiquitous Machine Learning” and was published in Proceed- …
acm.org
sci-hub.se 参考文章(46)
Vincent Vanhoucke, Andrew Senior, Mark Z. Mao, Improving the speed of neural networks on CPUs hgpu.org. ,(2011)
Yao-Jung Yeh, Hui-Ya Li, Wen-Jyi Hwang, Chiung-Yao Fang, FPGA implementation of kNN classifier based on wavelet transform and partial distance search scandinavian conference on image analysis. pp. 512- 521 ,(2007) , 10.1007/978-3-540-73040-8_52
Daniel Larkin, Andrew Kinane, Noel O’Connor, Towards Hardware Acceleration of Neuroevolution for Multimedia Processing Applications on Mobile Devices Neural Information Processing. pp. 1178- 1188 ,(2006) , 10.1007/11893295_130
Ilya Sutskever, Geoffrey E. Hinton, Alex Krizhevsky, Ruslan R. Salakhutdinov, Nitish Srivastava, Improving neural networks by preventing co-adaptation of feature detectors arXiv: Neural and Evolutionary Computing. ,(2012)
Rehan Hameed, Wajahat Qadeer, Megan Wachs, Omid Azizi, Alex Solomatnikov, Benjamin C. Lee, Stephen Richardson, Christos Kozyrakis, Mark Horowitz, Understanding sources of inefficiency in general-purpose chips Proceedings of the 37th annual international symposium on Computer architecture - ISCA '10. ,vol. 38, pp. 37- 47 ,(2010) , 10.1145/1815961.1815968
Daofu Liu, Tianshi Chen, Shaoli Liu, Jinhong Zhou, Shengyuan Zhou, Olivier Teman, Xiaobing Feng, Xuehai Zhou, Yunji Chen, PuDianNao: A Polyvalent Machine Learning Accelerator architectural support for programming languages and operating systems. ,vol. 43, pp. 369- 381 ,(2015) , 10.1145/2694344.2694358
Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, Doug Burger, Dark silicon and the end of multicore scaling Proceeding of the 38th annual international symposium on Computer architecture - ISCA '11. ,vol. 39, pp. 365- 376 ,(2011) , 10.1145/2000064.2000108
Srimat Chakradhar, Murugan Sankaradas, Venkata Jakkula, Srihari Cadambi, A dynamically configurable coprocessor for convolutional neural networks Proceedings of the 37th annual international symposium on Computer architecture - ISCA '10. ,vol. 38, pp. 247- 257 ,(2010) , 10.1145/1815961.1815993
Noriaki Maeda, Shigenobu Komatsu, Masao Morimoto, Yasuhisa Shimazaki, A 0.41µA standby leakage 32Kb embedded SRAM with Low-Voltage resume-standby utilizing all digital current comparator in 28nm HKMG CMOS symposium on vlsi circuits. pp. 58- 59 ,(2012) , 10.1109/VLSIC.2012.6243788
Elias S. Manolakos, Ioannis Stamoulias, IP-cores design for the kNN classifier Proceedings of 2010 IEEE International Symposium on Circuits and Systems. pp. 4133- 4136 ,(2010) , 10.1109/ISCAS.2010.5537602