Background and Related Works

作者: Bruno Zatt , Muhammad Shafique , Sergio Bampi , Jörg Henkel , Bruno Zatt

DOI: 10.1007/978-1-4614-6759-5_2

关键词:

摘要: This monograph envisions adaptive low-power multimedia systems covering both the application and processor perspectives. Besides low power consumption, a special focus is on support for adaptivity which inevitable when considering rapid evolution of multimedia/video standards high unpredictability due to user interactions, input data, inclusion algorithms in advanced standards. In order dynamically reconfigurable processors are considered this monograph. chapter provides basics terminology used video coding an overview H.264 encoder one latest Afterwards, general background their infrastructure discussed Sect. 2.3 followed by prominent related work approaches computing. Especially, RISPP [Bau09] presented detail as it detailed benchmarking processor-level contribution (i.e., architecture).

参考文章(380)
Hao Zhang, Zhan Ma, Fast intra prediction for high efficiency video coding advances in multimedia. pp. 568- 577 ,(2012) , 10.1007/978-3-642-34778-8_53
Howard R. Huff, D.C. Gilmer, High dielectric constant materials : VLSI mosfet applications Springer. ,(2005)
Marwa Moustafa, Hala M. Ebied, Ashraf Helmy, Taymoor M. Nazamy, Mohamed Fahmy Tolba, Satellite Super Resolution Image Reconstruction Based on Parallel Support Vector Regression Communications in Computer and Information Science. pp. 223- 235 ,(2014) , 10.1007/978-3-319-13461-1_22
Stephen W. Keckler, Rajagopalan Desikan, Doug Burger, Charles R. Lefurgyy, On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories ,(2004)
Muhammad U. K. Khan, Abdul Bais, Khawaja M. Yahya, Ghulam M. Hassan, Rizwana Arshad, A Swift and Memory Efficient Hough Transform for Systems with Limited Fast Memory Lecture Notes in Computer Science. pp. 297- 306 ,(2009) , 10.1007/978-3-642-02611-9_30
Yu-Wen Huang, Tung-Chien Chen, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, Chi-Shi Chen, Chun-Fu Shen, Shyh-Yih Ma, Tu-Chih Wang, Bing-Yu Hsieh, Hung-Chi Fang, Liang-Gee Chen, None, A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications international solid-state circuits conference. pp. 128- 588 ,(2005) , 10.1109/ISSCC.2005.1493902
P. Simonen, A. Heinonen, M. Kuulusa, J. Nurmi, Comparison of bulk and SOI CMOS technologies in a DSP processor circuit implementation international conference on microelectronics. pp. 107- 110 ,(2001) , 10.1109/ICM.2001.997499
M. Yamaoka, Y. Shinozaki, N. Maeda, Y. Shimazaki, K. Kato, S. Shimada, K. Yanagisawa, K. Osada, A 300-MHz 25-/spl mu/A/Mb-leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor international solid-state circuits conference. ,vol. 40, pp. 186- 194 ,(2004) , 10.1109/JSSC.2004.838014