Node architecture for communication networks
作者： Nandakishore A. Albal , Praduemn K. Goyal
DOI:
关键词:
摘要: An architecture for a switching node of communication network includes dedicated hardware Layer 1 processing portion and 2 3 based on multiple programmed general purpose processors. array such processors are used with an arbitration scheme selecting which the is to be any given or process. The allows node's capacity expanded by simply adding more handle increased traffic.
lens.org 参考文章(15)
Masanobu Fujioka, Yoshikazu Ikeda, Nobuo Furuya, ISDN subscriber terminal control system ,(1986)
Christos John Georgiou, Anders Peter Ravn, Distributed arbitration for multiple processors ,(1985)
Eric John Gausmann, Philip Dana Olson, Mark William Beckner, Thomas Lloyd Hiller, James Alvin Davis, Dine Gilbert August Van, Integrated packet switching and circuit switching system ,(1985)
John Joseph Driscoll, Gregory Stewart Dewitt, Laurence Edwin Burley, Robert Alan Trygar, David Wayne Kelly, Richard John Basso, Switching system control arrangements ,(1987)
Jonathan S. Turner, Integrated self-checking packet switch node ,(1983)
Kian-Bon K. Sy, Routing architecture for a multi-ring local area network ,(1984)
Satoshi Hasegawa, Loop transmission system ,(1982)
Robert J. Mcmillen, Load balancing for packet switching nodes. ,(1985)
Kimio Oguchi, Akira Watanabe, Station arrangement in data transmission network ,(1986)