摘要: Until now only cursory descriptions of mathematical models for defect sensitivities integrated circuit chips have been given in the yield literature. This paper treats fundamentals that used successfully at IBM a period more than fifteen years. The effects very small defects are discussed first. case photolithographic defects, which same dimensions as device and interconnection patterns, is dealt with remainder paper. relationships between these test sites described. Data from measurements sizes discussed.
acm.org
sci-hub.se 参考文章(10)
C. Stapper, Yield model for 256K RAMs and beyond international solid-state circuits conference. pp. 12- 13 ,(1982) , 10.1109/ISSCC.1982.1156326
C.H. Stapper, Defect density distribution for LSI yield calculations IEEE Transactions on Electron Devices. ,vol. 20, pp. 655- 657 ,(1973) , 10.1109/T-ED.1973.17719
C. H. Stapper, A. N. McLaren, M. Dreckmann, Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product IBM Journal of Research and Development. ,vol. 24, pp. 398- 409 ,(1980) , 10.1147/RD.243.0398
C. H. Stapper, P. P. Castrucci, R. A. Maeder, W. E. Rowe, R. A. Verhelst, Evolution and Accomplishments of VLSI Yield Management at IBM IBM Journal of Research and Development. ,vol. 26, pp. 532- 545 ,(1982) , 10.1147/RD.265.0532
C.H. Stapper, F.M. Armstrong, K. Saji, Integrated circuit yield statistics Proceedings of the IEEE. ,vol. 71, pp. 453- 470 ,(1983) , 10.1109/PROC.1983.12619
B.T. Murphy, Cost-size optima of monolithic integrated circuits Proceedings of the IEEE. ,vol. 52, pp. 1537- 1545 ,(1964) , 10.1109/PROC.1964.3442
C.H. Stapper, Comments on “some considerations in the formulation of IC yield statistics” Solid-State Electronics. ,vol. 24, pp. 127- 132 ,(1981) , 10.1016/0038-1101(81)90006-X
A. Turley, D. Herman, LSI Yield Projections Based Upon Test Pattern Results: An Application to Multilevel Metal Structures IEEE Transactions on Parts, Hybrids, and Packaging. ,vol. 10, pp. 230- 234 ,(1974) , 10.1109/TPHP.1974.1134868
R Soderman, F Oster, R Maeder, Semiconductor and integrated circuit device yield modeling ,(1971)
O. Paz, T.R. Lawson, Modification of Poisson statistics: modeling defects induced by diffusion IEEE Journal of Solid-State Circuits. ,vol. 12, pp. 540- 546 ,(1977) , 10.1109/JSSC.1977.1050952