Semi-empirical model of MOST and passive devices focused on narrowband RF blocks
作者： E. Peralías , R. Fiorelli , Adoración Rueda , Fernando Silveira
DOI:
关键词:
摘要: Trabajo presentado al DCIS celebrado en Avignon (Francia) del 28 30 de noviembre 2012.
us.es参考文章(10)
Carlos Galup-Montoro, None, Mosfet Modeling for Circuit Analysis and Design ,(2007)
Rafaella Fiorelli, Alberto Villegas, Eduardo Peralias, Diego Vazquez, Adoracion Rueda, 2.4-GHz single-ended input low-power low-voltage active front-end for ZigBee applications in 90 nm CMOS 2011 20th European Conference on Circuit Theory and Design (ECCTD). pp. 829- 832 ,(2011) , 10.1109/ECCTD.2011.6043831
G. Gildenblat, X. Li, W. Wu, H. Wang, A. Jha, R. Van Langevelde, G.D.J. Smit, A.J. Scholten, D.B.M. Klaassen, PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation IEEE Transactions on Electron Devices. ,vol. 53, pp. 1979- 1993 ,(2006) , 10.1109/TED.2005.881006
L. Belostotski, J.W. Haslett, Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors IEEE Transactions on Circuits and Systems. ,vol. 53, pp. 1409- 1422 ,(2006) , 10.1109/TCSI.2006.875188
D.K. Shaeffer, T.H. Lee, A 1.5-V, 1.5-GHz CMOS low noise amplifier IEEE Journal of Solid-state Circuits. ,vol. 32, pp. 745- 759 ,(1997) , 10.1109/4.568846
Rafaella Fiorelli, Eduardo J. Peralias, Fernando Silveira, LC-VCO Design Optimization Methodology Based on the $g_m/I_D$ Ratio for Nanometer CMOS Technologies IEEE Transactions on Microwave Theory and Techniques. ,vol. 59, pp. 1822- 1831 ,(2011) , 10.1109/TMTT.2011.2132735
F. Silveira, D. Flandre, P.G.A. Jespers, A g/sub m//I/sub D/ based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 1314- 1319 ,(1996) , 10.1109/4.535416
M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, D. Savignac, Unified complete MOSFET model for analysis of digital and analog circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 15, pp. 1- 7 ,(1996) , 10.1109/43.486267
Paul Jespers, The gm/ID Methodology, A Sizing Tool for Low-voltage Analog CMOS Circuits Springer US. ,(2010) , 10.1007/978-0-387-47101-3
Christian C. Enz, Eric A. Vittoz, Charge-Based MOS Transistor Modeling John Wiley & Sons, Ltd. ,(2006) , 10.1002/0470855460