Method for real-time execution of a task by a digital signal processor

作者: Jannick Bodin , Luc Attimont

DOI:

关键词:

摘要: L'invention concerne un procede d'execution d'une tâche en temps reel par processeur de traitement numerique du signal (TNS) utilisant une memoire cache, duree globale (T) etant allouee a l'execution ladite et d'interruptions provenant des peripheriques associes au processeur, caracterise ce que la est partagee pluralite d'intervalles temporels comprenant moins periode masquee (T M ) pendant laquelle executee les interruptions placees attente groupees, non N suspendue le groupe execute. The invention relates to method of executing real-time task by digital processor (DSP) using cache memory, total duration is allocated the execution said and interrupts from devices associated with processor, characterized in that divided into plurality time intervals comprising at least one masked period M) which performed queued grouped, unmasked N) suspended carried group. Les periodes masquees sont definies mecanisme materiel temporisation. Masked periods defined material delay mechanism.

参考文章(5)
Kadangode K. Ramakrishnan, Douglas M. Washabaugh, Phillip J. Weeks, David Sawyer, Scheduling mechanism for network adapter to minimize latency and guarantee background processing time ,(1992)
Shinji Oyamada, Hiroyuki Fujiyama, Kouichi Kuroiwa, Shinji Nishikawa, Hidetoshi Shimura, Grouping device for forming input signals into groups ,(1988)
Mark Luedtke, Dale E. Gulick, James E. Bowles, Apparatus and method for disabling interrupt masks in processors or the like ,(1994)
Lev Vaitzblit, Dennis Ting, Kadangode K. Ramakrishnan, Scheduling method and apparatus for a communication network. ,(1994)