Calibratable analog-to-digital converter system
作者： Michael C. Coln , John A. McNeill
DOI:
关键词:
摘要: A calibratable analog-to-digital converter system with a split architecture including N Analog-to-Digital Converters (ADCs) each configured to convert the same analog input signal into digital signal. Calibration logic is responsive signals output by ADCs and calibrate of based on ADC.
lens.org 参考文章(17)
Donald J. Sauer, Reference ladder auto-calibration circuit for an analog to digital converter ,(1995)
Yun Chiu, P.R. Gray, B. Nikolic, A 1.8 V 14 b 10 MS/s pipelined ADC in 0.18 /spl mu/m CMOS with 99 dB SFDR international solid-state circuits conference. pp. 458- 539 ,(2004) , 10.1109/ISSCC.2004.1332792
D Morin, Frédéric Normandin, Marie-Eve Grandmaison, H Dang, Yvon Savaria, Mohamad Sawan, None, An intellectual property module for auto-calibration of time-interleaved pipelined analog-to-digital converters ieee international workshop on system-on-chip for real-time applications. pp. 111- 114 ,(2004) , 10.1109/IWSOC.2004.23
Seung-Tak Ryu, S. Ray, Bang-Sup Song, Gyu-Hyeong Cho, K. Bacrania, A 14 b-linear capacitor self-trimming pipelined ADC international solid-state circuits conference. ,vol. 39, pp. 2046- 2051 ,(2004) , 10.1109/JSSC.2004.835823
Jieh-Tsorng Wu, Hung Chih Liu, Zwei Mei Lee, A 15b 20MS/s CMOS pipelined ADC with digital background calibration international solid-state circuits conference. ,vol. 47, pp. 454- 455 ,(2004)
O.E. Erdogan, P.J. Hurst, S.H. Lewis, A 12 b digital-background-calibrated algorithmic ADC with -90 dB THD international solid-state circuits conference. ,vol. 34, pp. 1812- 1820 ,(1999) , 10.1109/4.808906
A.N. Karanicolas, Hae-Seung Lee, K.L. Barcrania, A 15-b 1-Msample/s digitally self-calibrated pipeline ADC international solid-state circuits conference. ,vol. 28, pp. 1207- 1215 ,(1993) , 10.1109/4.261994
J. McNeill, M.C.W. Coln, B.J. Larivee, "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC international solid-state circuits conference. ,vol. 40, pp. 2437- 2445 ,(2005) , 10.1109/JSSC.2005.856291
K. Dyer, Daihong Fu, P. Hurst, S. Lewis, A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters international symposium on circuits and systems. ,vol. 1, pp. 13- 16 ,(1998) , 10.1109/ISCAS.1998.704123
Y. Chiu, C.W. Tsang, B. Nikolic, P.R. Gray, Least mean square adaptive digital background calibration of pipelined analog-to-digital converters IEEE Transactions on Circuits and Systems. ,vol. 51, pp. 38- 46 ,(2004) , 10.1109/TCSI.2003.821306