Simultaneously reducing latency and power consumption in openflow switches

作者: Paul T. Congdon , Prasant Mohapatra , Matthew Farrens , Venkatesh Akella

DOI: 10.1109/TNET.2013.2270436

关键词:

摘要: The Ethernet switch is a primary building block for today's enterprise networks and data centers. As network technologies converge upon single fabric, there ongoing pressure to improve the performance efficiency of while maintaining flexibility rich set packet processing features. OpenFlow architecture aims provide programmable meet these converging needs. Of many ways create an switch, popular choice make heavy use ternary content addressable memories (TCAMs). Unfortunately, TCAMs can consume considerable amount power and, when used match flows in put bound on latency. In this paper, we propose enhancing with per-port prediction circuitry order simultaneously reduce latency consumption without sacrificing policy-based forwarding enabled by architecture. Packet exploits temporal locality communications predict flow classification incoming packets. When predictions are correct, be reduced, significant savings achieved from bypassing full lookup process. Simulation studies using actual traces indicate that correct rates 97% achievable only small per port. These also show help consumed process includes TCAM 92% cut-through 66%.

参考文章(34)
Tilman Wolf, Dimitrios Serpanos, Architecture of Network Systems ,(2011)
Soraya Kasnavi, Paul Berube, Vincent C. Gaudet, José Nelson Amaral, A multizone pipelined cache for IP routing international conference on networking. pp. 574- 585 ,(2005) , 10.1007/11422778_46
John L. Hennessy, David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach Computer Architecture, Fifth Edition: A Quantitative Approach 5th. pp. 880- 880 ,(2011)
Ganesh Ananthanarayanan, Randy H. Katz, Greening the switch international conference on cluster computing. pp. 7- 7 ,(2008)
David Bailey, Maurice Yarrow, The NAS Parallel Benchmarks 2.0 ,(2015)
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
Priya Mahadevan, Puneet Sharma, Sujata Banerjee, Parthasarathy Ranganathan, A Power Benchmarking Framework for Network Devices international ifip tc networking conference. pp. 795- 808 ,(2009) , 10.1007/978-3-642-01399-7_62
G. Surendra, S. Banerjee, S. K. Nandy, On the effectiveness of flow aggregation in improving instruction reuse in network processing applications International Journal of Parallel Programming. ,vol. 31, pp. 469- 487 ,(2003) , 10.1023/B:IJPP.0000004511.82411.D4
P. Newman, G. Minshall, T. Lyon, L. Huston, IP switching and gigabit routers IEEE Communications Magazine. ,vol. 35, pp. 64- 69 ,(1997) , 10.1109/35.568212
Hang-Sheng Wang, L. Peh, S. Malik, A power model for routers: modeling Alpha 21364 and InfiniBand routers IEEE Micro. ,vol. 23, pp. 26- 35 ,(2003) , 10.1109/MM.2003.1179895