Dual operating speed switchover arrangement for CPU

摘要: A user selectable switch arrangement in combination with logic circuitry allows the timing of a central processor unit (CPU) to be switched between two clock frequencies. Operation at higher frequency permits CPU perform an increased number tasks per time and thus increases data throughput, while lower operating provides enhanced hardware software interfacing compatibility.