Tracing support for interconnect fabric

作者: Zheng Xu , Michael Snyder , Sanjay Deshpande

DOI:

关键词:

摘要: Complex on-chip interconnect fabrics, particularly those that include point-to-point interconnects and coherent routing networks, can present significant challenges for conventional trace techniques may be applied in an effort to efficiently provide external debugger with visibility into transactions. Embodiments described herein generate supply separate in-circuit-trace messages including address data messages, which are sent out (i.e., off-chip) debug tools generally without delay coincident the distinct, but related, events within paths of fabric. These message instances embed appropriate tag mark values allow post-processed correlated by so as reconstruct transaction information operations performed interconnect.

参考文章(44)
Balaram Sinharoy, Rama K. Govindaraju, Bruce G. Mealey, Ravi K. Arimilli, Satya P. Sharma, Peter H. Hochschild, Cache injection using semi-synchronous memory copy operation ,(2009)
Guy L. Guthrie, William J. Starke, Leo J. Clark, Data processing system, method and interconnect fabric having a flow governor ,(2005)
Khosro Khakzadi, Donald Amundson, Michael Dillon, Chip design command processor ,(2003)
Kumar Ganapathy, Vijay Karamcheti, Memory modules for two-dimensional main memory ,(2009)
Richard Roy Grisenthwaite, Andrew Brookfield Swaine, Michael John Williams, Trace data timestamping ,(2007)
Balaram Sinharoy, Rama K. Govindaraju, Bruce G. Mealey, Ravi K. Arimilli, Satya P. Sharma, Peter H. Hochschild, Efficient and flexible memory copy operation ,(2008)