Logic circuit connecting input and output signal lines
作者： Andrew C. Graham , Mark E. Fitzpatrick
DOI:
关键词:
摘要: This invention discloses a logic circuit including first, second and third transistors with the control terminals of two those being connected to input signal lead, output lead one current handling transistors, load device respective voltage supply terminals.
lens.org 参考文章(15)
John E. Sitch, Voltage level shifting depletion mode FET logical circuit ,(1985)
Kouji Matsumoto, TTL-ECL level converter operable with small time delay by controlling saturation ,(1986)
Andrew C. Graham, Mark E. Fitzpatrick, TTL compatible input buffer ,(1987)
Gerard Nuzillat, Georges Bert, High-entrance high-speed logic operator which has a complex digital function and utilizes at least one quasi-normally off MESFET ,(1981)
Glenn E. Noufer, David P. Laude, FET gate current limiter circuits ,(1986)
Tedd K. Stickel, Stephen A. Ransom, Joseph B. Tomei, Gallium arsenide to emitter coupled logic level converter ,(1981)
Richard C. Eden, George R. Kaelin, Low power, high speed random access memory circuit ,(1983)
Mark R. Plagens, MESFET logic using integral diode level shifting ,(1986)
Ngu T. Pham, Gerard Nuzillat, Logic circuit including at least one resistor or one transistor having a saturable resistor field effect transistor structure ,(1981)
Bruce A. Richardson, Direct coupled FET logic using a photodiode for biasing or level-shifting ,(1986)