Testing impedance adjustment
作者： Xiaojiang Guo , Qiang Tang , Chang Wan Ha
DOI:
关键词:
摘要: Methods of operating integrated circuit devices are useful in testing impedance adjustment. include connecting a node the device to first voltage through reference resistance and second termination device, comparing level at for least one value device. When no available generates that is deemed match voltage, may be altered, compared altered voltage. as passed. Otherwise, failed.
lens.org 参考文章(38)
Ki Won Lee, Semiconductor memory device and a method of operating the same ,(2014)
John Maddux, Rajashri Doddamani, Donald Rush, Luke A. Johnson, Meetul Goyal, Ronald W. Swartz, Methods and systems to calibrate push-pull drivers ,(2009)
David Kelma, Raymond W. Palinkas, Thomas A. Olson, David H. Jackson, Joseph Lai, Steven K. Shafer, Erdogan Alkan, Method and apparatus for a self-terminating signal path ,(2009)
Atsuhiro Hayashi, Hiroshi Toyoshima, Takemi Negishi, Semiconductor integrated circuit controlling output impedance and slew rate ,(2006)
Eric J. Stave, Real time testing using on die termination (ODT) circuit ,(2004)
Wayne Batt, Output impedance calibration circuit with multiple output driver models ,(2009)
Seung-Jun Bae, Kwang-Il Park, Si-Hong Kim, Jin-Il Lee, Data output buffer and memory device ,(2011)
Ryuuji Takishita, Daiki Nakashima, Koji Kuroki, Semiconductor device and method of adjusting characteristic thereof ,(2011)
Terry Grunzke, Line termination methods and apparatus ,(2011)