A system and method for trap address mapping for fault isolation
作者： Vincent J. Zimmer
DOI:
关键词:
摘要: The invention relates to the alteration of a segment (230) and an offset (240) used form effective address (220) default interrupt handler routine. method comprising number steps. First, trap (210) routine is provided. This includes normally calculate via conventional circuitry. However, unique produced by performing arithmetic operation on (230). Thereafter, another performed produce offset. These values may still be circuitry same addresses so that only one required. While this produces which can assigned interrupt, are modified appropriately use common handler.
lens.org 参考文章(10)
Robert N. Mellott, Computer system capable of program execution recovery ,(1990)
Karl Brummel, Russell C. Brockmann, Method for enhanced functional testing of a processor using dynamic trap handlers ,(1996)
Setsufumi Kamuro, Memory management unit capable of expanding the offset part of the physical address ,(1988)
Bryan M. Willman, Method and system for avoiding selector loads ,(1993)
David L. Isaman, Apparatus for detecting and executing traps in a superscalar processor ,(1995)
Rika C, Katsumi C, Apparatus for generating an address to access a memory ,(1991)
Aubrey Deene Ogden, Albert J. Loper, John Victor Sell, James Allan Kahle, Gregory L. Limes, Method and system for efficient memory management in a data processing system utilizing a dual mode translation lookaside buffer ,(1995)
William C. Moyer, John Arends, Method and apparatus for selecting a register file in a data processing system ,(1996)