Network on Chip

作者: Miguel Comparan , Russell D. Hoover , Eric O. Mejdrich

DOI:

关键词:

摘要: A network on chip (‘NOC’) that includes integrated processor (‘IP’) blocks, routers, memory communications controllers, and interface controllers; each IP block adapted to a router through controller controller; at least one also including computer an L1, write-through data cache comprising high speed local the block, controlled by having line replacement policy, configured lock segments of cache, store thread-private in main off further segment L1 locked against upon misses under controller's memory.

参考文章(161)
John B. Levy, Ross T. Casley, Selective backpressure control for multistage switches ,(2000)
David Blair Gilgen, Gregory Thomas Knowles, Scott Matthew Quint, Brian Thomas Webb, Run-time translation of legacy emulator high level language application programming interface (EHLLAPI) calls to object-based calls ,(1999)
Brian Lewis, David Ung, Cristina Cifuentes, Walkabout: a retargetable dynamic binary translation framework Sun Microsystems, Inc.. ,(2002)
Yatin G. Mundkur, Anantakotiraju Vegesna, Jayachandra B. Avula, Peter H. Jewett, Vinay J. Naik, James E. Monaco, Processor which performs dynamic instruction scheduling at time of execution within a single clock cycle ,(1997)
Jeffrey L. Nye, William M. Johnson, Multi-core architecture with hardware messaging ,(2007)
Paul E. Schardt, Robert A. Shearer, Eric O. Mejdrich, Network on Chip That Maintains Cache Coherency with Invalidation Messages ,(2008)
Paul E. Schardt, Russell D. Hoover, Robert A. Shearer, Eric O. Mejdrich, Dynamic virtual software pipelining on a network on chip ,(2008)