作者: Scott Jong Ho Limb , William S. Wong , Robert A. Street , Michael Yu Tak Young
DOI:
关键词:
摘要: A system and method for in-process yield evaluation correction in an array type of device are provided. The include measuring electrical resistance between individual GATE lines, DATA a bus I/O pad, pad; analyzing the measured to identify at least one following: line open defects, bridge interlayer shunt defects.