Hardware stimulus engine for memory receive and transmit signals

摘要: Techniques and structures are disclosed in which memory training for DDR or other can be performed more rapidly. A controller is configured so that one parameters (e.g., timing delay) determined hardware elements such as delay locked loops (DLLs). Training may without intermediation by (or reporting of results to) a system BIOS. Thus, fully hardware. Voltage techniques also disclosed.