作者: Thomas A. Kean
DOI:
关键词:
摘要: A field programmable gate array (FPGA) of cells (12) arranged in rows and columns is interconnected by a hierarchical routing structure. Switches (18, 20) separate the into blocks with lines (26, 28, 30, 32, 34, 36, 38, 40) interconnecting switches to form hierarchy.