Power-up detection circuit
作者： Hyun J. Kim , Hee-bok Kang
DOI:
关键词:
摘要: A power-up detection circuit which generates a pulse by comparing the directly applied power supply voltage and delayed so that application of thereto is exactly detected even though has varying rise time. The disabled when rises to full level after predetermined delay
lens.org 参考文章(5)
Shailesh R. Kadakia, Integrated-circuit power-up pulse generator circuit ,(1988)
Myong-Jae Kim, Start-up circuit for stable power-on of semiconductor memory device ,(1994)
Melvin Marmet, Kenneth W. Ouyang, Voltage level sensing power-up reset circuit ,(1986)
Michael J. Shay, Voltage level triggered ESD protection circuit ,(1994)
Chung K. Chang, Johnny C.-L. Chen, Antonio Montalvo, Lee E. Cleveland, Michael A. Van Buskirk, Power-on reset circuit ,(1992)