Domain-Specific Modeling for Rapid Energy Estimation of Reconfigurable Architectures

作者: Seonil Choi , Ju‐wook Jang , Sumit Mohanty , Viktor K. Prasanna

DOI: 10.1023/A:1025647031327

关键词:

摘要: Reconfigurable architectures such as FPGAs are flexible alternatives to DSPs or ASICs used in mobile devices for which energy is a key performance metric. offer several design parameters operating frequency, precision, amount of memory, degree parallelism, etc. These define large space that must be explored find energy-efficient solutions. It also challenging predict the variation at early phases when modified algorithm level. Efficient traversal requires high-level modeling facilitate rapid estimation system-wide energy. However, do not exhibit structure like, example, RISC processor well low-level models available. To address this scenario, we propose domain-specific technique kernel exploits knowledge and target architecture family given develop model. This model captures features, affecting performance, power functions based on these parameters. A function derived cycle specific state each building block architecture. understand impact various can basis algorithms. Our quickly obtain fairly accurate estimate dissipation data paths configured using FPGAs. We demonstrate our methodology by applying it four domains.

参考文章(18)
Anand Raghunathan, Sujit Dey, Niraj K. Jha, High-Level Power Analysis and Optimization ,(1997)
R. Scrofano, Seonil Choi, V.K. Prasanna, Energy efficiency of FPGAs and programmable processors for matrix multiplication field-programmable technology. pp. 422- 425 ,(2002) , 10.1109/FPT.2002.1188725
Alan V. Oppenheim, Ronald W. Schafer, Discrete-Time Signal Processing ,(1989)
Ju-wook Jang, Seonil Choi, Viktor K. Prasanna, Energy-Efficient Matrix Multiplication on FPGAs field programmable logic and applications. pp. 534- 544 ,(2002) , 10.1007/3-540-46117-5_56
Hong Jia-Wei, H. T. Kung, I/O complexity Proceedings of the thirteenth annual ACM symposium on Theory of computing - STOC '81. pp. 326- 333 ,(1981) , 10.1145/800076.802486
Alessandro Bogliolo, Luca Benini, Giovanni De Micheli, Regression-based RTL power modeling ACM Transactions on Design Automation of Electronic Systems. ,vol. 5, pp. 337- 372 ,(2000) , 10.1145/348019.348081
Li Shang, N.K. Jha, High-level power modeling of CPLDs and FPGAs international conference on computer design. pp. 46- 51 ,(2001) , 10.1109/ICCD.2001.955002
S. Mohanty, V. K. Prasanna, S. Neema, J. Davis, Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation Proceedings of the joint conference on Languages, compilers and tools for embedded systems software and compilers for embedded systems - LCTES/SCOPES '02. ,vol. 37, pp. 18- 27 ,(2002) , 10.1145/513829.513835
V.K.P. Kumar, Y.-C. Tsai, On synthesizing optimal family of linear systolic arrays for matrix multiplication IEEE Transactions on Computers. ,vol. 40, pp. 770- 774 ,(1991) , 10.1109/12.90254