Architecture and apparatus for image generation

作者: John Gordon Eyles , John Wood Poulton , Steven Edward Molnar

DOI:

关键词:

摘要: A system for image generation comprising a plurality of renderers (10), each having geometry processor (100) and rasterizer (120) that operate in parallel to compute pixel values set primitive objects comprise the be rendered. The transforms graphics from their native object coordinates screen coordinates. consists an array enhanced memory devices (150) (151) (152) region screen. processors associated memories SIMD fashion on space descriptions store entire such region. further compositors (154) combining values, example, based visibility test, with those corresponding device another rasterizer.

参考文章(7)
Nader Gharachorloo, Satish Gupta, Erden Hokenek, Peruvemba Balasubramanian, Bill Bogholtz, Christian Mathieu, Christos Zoulas, Subanosecond pixel rendering with million transistor chips ACM SIGGRAPH Computer Graphics. ,vol. 22, pp. 41- 49 ,(1988) , 10.1145/378456.378474
Mark Green, Jonathan Schaeffer, Christopher D. Shaw, A VLSI Architecture for Image Composition eurographics. pp. 183- 199 ,(1991) , 10.2312/EGGH/EGGH88/183-199
S. Molnar, H. Fuchs, J. Eyles, J. Poulton, Breaking the frame-buffer bottleneck with logic-enhanced memories : Semiconductor technology for graphics and imaging IEEE Computer Graphics and Applications. ,vol. 12, pp. 65- 74 ,(1992)