作者: Achanta Srinivas
DOI:
关键词:
摘要: A fixed latency configurable tap or fixed-tap digital filter may a signal in amount of time, regardless the number taps. The include one more clock, plurality registers shift register, an adder, accumulator, and/or scaler. In at least embodiment, running average be maintained as samples are received such that remains with constant clock cycles.