Low jitter high speed CMOS to CML clock converter

摘要: Provided is a circuit to convert input CMOS level signals having predetermined duty cycle CML higher cycle. The includes two differential transistor pairs connected together. are constructed and arranged use gates of the associated transistors as inputs receive combine number phase shifted signals. combined signal converted which provided outputs.