Flow control mechanism in a data processing pipeline
作者： Steve Walter Rodgers , Rajesh Mamidwar
DOI:
关键词:
摘要: Herein described are at least a system and method for regulating data flow in pipeline that may be used video processing system. The comprises processor, one or more buffers, stations. buffers to buffer corresponding Each of the stations comprise switching circuitry is inhibit transmission when hold signal received from processor. processor send response feedback control generated by determining if time station exceeds specified time. further generating exceeded.
lens.org 参考文章(14)
Michael K. Gschwind, Pipeline control for high-frequency pipelined designs ,(1999)
Dean A. Emberson, Wolfram H. Keck, Posting status data in digital transport stream processing ,(2003)
Bradley Venables, David Stuart, James Tierney, Managing flow control buffer ,(2003)
Kevin F. Reick, Joel Roger Davidson, Judith K. Laurens, Alexander Erik Mericas, Method and system for providing temporal threshold support during performance monitoring of a pipelined processor ,(1999)
Valentina Salapura, Robert Michael Bunce, Christos John Georgiou, Pipelined packet processing ,(2002)
Yung-Huei Chen, Hsiang-Chou Huang, Chih-Wei Hu, Pipeline module circuit structure with reduced power consumption and method of operating the same ,(2005)
Seyed-Hami Nourbakhsh, Michael Niegel, Ralf Kukla, Pipeline processing for data channels ,(1999)
Robert P. Vallone, Stephen G. Russell, J. Andrew Freeman, Pipeline architecture for analyzing multiple video streams ,(2005)
Shail Gupta, Mukund Sivaraman, System for and a method of controlling pipeline process stages ,(2002)