Clock synchronizer for aligning remote devices

摘要: Various aspects of the present disclosure are directed apparatuses and methods including a first phase locked loop (PLL) circuit second PLL circuit. The receives carrier signal that is transmitted over communications channel from non-synchronous device, generates PLL-PLL control signal. stable reference-oscillation signal, and, in response to indicating frequency offset, adjusts fractional divider ratio configured produce an output synchronous