Power control for data processor
作者： Greg Sadowski
DOI:
关键词:
摘要: A data processor includes a core, and power controller. The core is adapted to control an external memory system perform task by accessing the system, where has associated computation rate, powering up when needed. controller coupled for controlling consumption of issuing signals change activation time frequency system.
lens.org 参考文章(15)
Ramakrishna Kotla, Freeman Rawson, Soraya Ghiasi, Thomas Keller, System and method for optimized task scheduling in a heterogeneous data processing system ,(2005)
Jayanth N. Rao, Eric C. Samson, Load balancing in heterogeneous computing environments ,(2011)
William L. Bircher, Adjusting the clock frequency of a processing unit in real-time based on a frequency sensitivity value ,(2012)
Michio Yamashita, Katsuki Uwatoko, Clock frequency control method and electronic apparatus ,(2003)
Paul S. Diefenbaugh, Eugene Gorbatov, Andrew D. Henroid, Method and system for determining an energy-efficient operating point of a platform ,(2012)
Kuljit S. Bains, Fast exit from self-refresh state of a memory device ,(2013)
Anton Rozen, Dan Kuzmin, Michael Priel, Leonid Smolyanski, Method for power reduction and a device having power reduction capabilities ,(2005)
Andy Barth, Nigel Drew, Daniele Dall'Acqua, Performance estimation for adjusting processor parameter to execute a task taking account of resource available task inactive period ,(2007)
Muhammad M. Khellah, James W. Tschanz, Stephen H. Tang, Dinesh Somasekhar, Yibin Ye, Vivek K. De, Reducing power consumption in integrated circuits ,(2005)