Optimal Loop Unrolling and Shifting for Reconfigurable Architectures

作者: Ozana Silvia Dragomir , Todor Stefanov , Koen Bertels

DOI: 10.1145/1575779.1575785

关键词:

摘要: In this article, we present a new technique for optimizing loops that contain kernels mapped on reconfigurable fabric. We assume the Molen machine organization as our framework. propose combining loop unrolling with shifting, which is used to relocate function calls contained in body such every iteration of transformed loop, software functions (running GPP) execute parallel multiple instances kernel FPGA). The algorithm computes optimal unroll factor and determines most appropriate transformation (which can be combination plus shifting or either two). This method based profiling information about kernel’s execution times GPP FPGA, memory transfers area utilization. experimental part, apply several from nests extracted real-life applications (DCT SAD MPEG2 encoder, Quantizer JPEG, Sobel’s Convolution) perform an analysis results, comparing them theoretical maximum speedup by Amdahl’s Law showing when how transformations are beneficial.

参考文章(13)
Ozana Silvia Dragomir, Elena Moscu-Panainte, Koen Bertels, Stephan Wong, Optimal Unroll Factor for Reconfigurable Architectures applied reconfigurable computing. pp. 4- 14 ,(2008) , 10.1007/978-3-540-78610-8_4
Jirong Liao, Weng-Fai Wong, Tulika Mitra, A Model for Hardware Realization of Kernel Loops field-programmable logic and applications. pp. 334- 344 ,(2003) , 10.1007/978-3-540-45234-8_33
Georgi Kuzmanov, Georgi Gaydadjiev, Stamatis Vassiliadis, The Virtex II Pro TM MOLEN Processor international conference / workshop on embedded computer systems: architectures, modeling and simulation. pp. 192- 202 ,(2004) , 10.1007/978-3-540-27776-7_21
Stamatis Vassiliadis, Georgi Gaydadjiev, Koen Bertels, Elena Moscu Panainte, The Molen programming paradigm international conference / workshop on embedded computer systems: architectures, modeling and simulation. pp. 1- 10 ,(2004) , 10.1007/978-3-540-27776-7_1
Alain Darte, Guillaume Huard, Loop Shifting for Loop Compaction languages and compilers for parallel computing. pp. 415- 431 ,(1999) , 10.1007/3-540-44905-1_26
Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil Dutt, PARLGRAN Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC '06. pp. 491- 496 ,(2006) , 10.1145/1118299.1118419
Yana Yankova, Georgi Kuzmanov, Koen Bertels, Georgi Gaydadjiev, Yi Lu, Stamatis Vassiliadis, DWARV: Delftworkbench Automated Reconfigurable VHDL Generator field-programmable logic and applications. pp. 697- 701 ,(2007) , 10.1109/FPL.2007.4380748
Zhi Guo, B. Buyukkurt, W. Najjar, K. Vissers, Optimized Generation of Data-Path from C Codes for FPGAs design, automation, and test in europe. ,vol. 1, pp. 112- 117 ,(2005) , 10.1109/DATE.2005.234
Sumit Gupta, Alexandru Nicolau, Rajesh Gupta, Nikil Dutt, Loop shifting and compaction for the high-level synthesis of designs with complex control flow design, automation, and test in europe. ,vol. 1, pp. 10114- ,(2004) , 10.5555/968878.969079
Ozana Silvia Dragomir, Todor Stefanov, Koen Bertels, Loop unrolling and shifting for reconfigurable architectures field-programmable logic and applications. pp. 167- 172 ,(2008) , 10.1109/FPL.2008.4629926