Method and apparatus of a ring oscillator for phase locked loop (pll)

摘要: The present invention relates to a ring oscillator including delay stage, the stage includes differential pair of input transistor, variable resistive load coupled output between and corresponding current source transistors for variably setting bias through transistors, an receiving configuration signal, wherein are changed in response increases decreases, vice versa.