A Survey of Trends in Non-Volatile Memory Technologies: 2000-2014

作者: Kosuke Suzuki , Steven Swanson

DOI: 10.1109/IMW.2015.7150274

关键词:

摘要: We present a survey of non-volatile memory technology papers published between 2000 and 2014 in leading journals conference proceedings the area integrated circuit design semiconductor devices. summary data provided these use that to model basic aspects their performance at an architectural level. The full set complete bibliography will be online.

参考文章(8)
Tz-Yi Liu, Tian Hong Yan, R. Scheuerlein, Yingchang Chen, J. K. Lee, G. Balakrishnan, G. Yee, H. Zhang, A. Yap, J. Ouyang, T. Sasaki, S. Addepalli, Ali Al-Shamma, Chin-Yu Chen, M. Gupta, G. Hilton, S. Joshi, A. Kathuria, V. Lai, D. Masiwal, M. Matsumoto, A. Nigam, A. Pai, J. Pakhale, Chang Hua Siau, Xiaoxia Wu, R. Yin, Liping Peng, Jang Yong Kang, S. Huynh, Huijuan Wang, N. Nagel, Y. Tanaka, M. Higashitani, T. Minvielle, C. Gorla, T. Tsukamoto, T. Yamaguchi, M. Okajima, T. Okamura, S. Takase, T. Hara, H. Inoue, L. Fasoli, M. Mofidi, R. Shrivastava, K. Quader, A 130.7mm 2 2-layer 32Gb ReRAM memory device in 24nm technology international solid-state circuits conference. pp. 210- 211 ,(2013) , 10.1109/ISSCC.2013.6487703
Youngdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo, Junho Shin, Yoohwan Rho, Changsoo Lee, Min Gu Kang, Jaeyun Lee, Yongjin Kwon, Soehee Kim, Jaehwan Kim, Yong-Jun Lee, Qi Wang, Sooho Cha, Sujin Ahn, Hideki Horii, Jaewook Lee, Kisung Kim, Hansung Joo, Kwangjin Lee, Yeong-Taek Lee, Jeihwan Yoo, Gitae Jeong, A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth international solid-state circuits conference. pp. 46- 48 ,(2012) , 10.1109/ISSCC.2012.6176872
Richard Fackenthal, Makoto Kitagawa, Wataru Otsuka, Kirk Prall, Duane Mills, Keiichi Tsutsui, Jahanshir Javanifard, Kerry Tedrow, Tomohito Tsushima, Yoshiyuki Shibahara, Glen Hush, 19.7 A 16Gb ReRAM with 200MB/s write and 1GB/s read in 27nm technology international solid-state circuits conference. pp. 338- 339 ,(2014) , 10.1109/ISSCC.2014.6757460
Jae-Woo Im, Woo-Pyo Jeong, Doo-Hyun Kim, Sang-Wan Nam, Dong-Kyo Shim, Myung-Hoon Choi, Hyun-Jun Yoon, Dae-Han Kim, You-Se Kim, Hyun-Wook Park, Dong-Hun Kwak, Sang-Won Park, Seok-Min Yoon, Wook-Ghee Hahn, Jin-Ho Ryu, Sang-Won Shim, Kyung-Tae Kang, Sung-Ho Choi, Jeong-Don Ihm, Young-Sun Min, In-Mo Kim, Doo-Sub Lee, Ji-Ho Cho, Oh-Suk Kwon, Ji-Sang Lee, Moo-Sung Kim, Sang-Hyun Joo, Jae-Hoon Jang, Sang-Won Hwang, Dae-Seok Byeon, Hyang-Ja Yang, Ki-Tae Park, Kye-Hyun Kyung, Jeong-Hyuk Choi, 7.2 A 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate international solid-state circuits conference. pp. 1- 3 ,(2015) , 10.1109/ISSCC.2015.7062960
Tae-Young Oh, Hoeju Chung, Young-Chul Cho, Jang-Woo Ryu, Kiwon Lee, Changyoung Lee, Jin-Il Lee, Hyoung-Joo Kim, Min Soo Jang, Gong-Heum Han, Kihan Kim, Daesik Moon, Seungjun Bae, Joon-Young Park, Kyung-Soo Ha, Jaewoong Lee, Su-Yeon Doo, Jung-Bum Shin, Chang-Ho Shin, Kiseok Oh, Doohee Hwang, Taeseong Jang, Chulsung Park, Kwangil Park, Jung-Bae Lee, Joo Sun Choi, 25.1 A 3.2Gb/s/pin 8Gb 1.0V LPDDR4 SDRAM with integrated ECC engine for sub-1V DRAM core operation international solid-state circuits conference. pp. 430- 431 ,(2014) , 10.1109/ISSCC.2014.6757500
S. C. Oh, J. H. Jeong, W. C. Lim, W. J. Kim, Y. H. Kim, H. J. Shin, J. E. Lee, Y. G. Shin, S. Choi, C. Chung, On-axis scheme and novel MTJ structure for sub-30nm Gb density STT-MRAM international electron devices meeting. ,(2010) , 10.1109/IEDM.2010.5703350
Hiroki Noguchi, Kazutaka Ikegami, Naoharu Shimomura, Tanamoto Tetsufumi, Junichi Ito, Shinobu Fujita, Highly reliable and low-power nonvolatile cache memory with advanced perpendicular STT-MRAM for high-performance CPU symposium on vlsi circuits. pp. 1- 2 ,(2014) , 10.1109/VLSIC.2014.6858403
Kangho Lee, Hari M. Rao, Xiaochun Zhu, Seung H. Kang, Xia Li, Nowak Matt, Wuyang Hao, Taehyun Kim, Nick Yu, Wah Hsu, Jung Pill Kim, A 45nm 1Mb embedded STT-MRAM with design techniques to minimize read-disturbance symposium on vlsi circuits. ,vol. 2011, pp. 296- 297 ,(2011)