摘要: This paper presents a new super digit-serial systolic multiplier architecture for computing multiplication over GF (2 m). The proposed architecture has low latency and total …
World Academy of Science, Engineering and Technology, International Journal of Computer, Electrical, Automation, Control and Information Engineering,2014, 引用: 1