作者: Krzysztof Sacha
DOI: 10.1504/IJCCBS.2010.031717
关键词:
摘要: A method is described for modelling, verification and automatic generation of code PLC controllers. The requirements a controller are modelled using UML state machine diagram, with formal semantics given by finite time machine. model can automatically be converted into timed automaton, embedded the environment (a controlled plant) verified against safety UPPAAL – free checking tool networks automata. translated program in one IEC 61131 languages, e.g., ladder diagram structured text.