Power- and performance-efficient cluster-based network-on-chip with reconfigurable topology
作者： Pooyan Mehrvarzy , Mehdi Modarressi , Hamid Sarbazi-Azad
DOI: 10.1016/J.MICPRO.2016.03.004
关键词:
摘要: … In particular, the most challenging part of the design flow is topology reconfiguration. We compare the quality of the solutions given by that mapping and topology reconfiguration …
sci-hub.se 参考文章(41)
Giovanni De Micheli, Networks on chip IEEE Computer. pp. 105- 110 ,(2003) , 10.1007/978-1-4020-6488-3_8
Shaoli Liu, Tianshi Chen, Ling Li, Xi Li, Mingzhe Zhang, Chao Wang, Haibo Meng, Xuehai Zhou, Yunji Chen, FreeRider: Non-Local Adaptive Network-on-Chip Routing with Packet-Carried Propagation of Congestion Information IEEE Transactions on Parallel and Distributed Systems. ,vol. 26, pp. 2272- 2285 ,(2015) , 10.1109/TPDS.2014.2345065
James B. Orlin, Thomas L. Magnanti, Ravindra K. Ahuja, Network Flows: Theory, Algorithms, and Applications ,(1993)
Valeria Bertacco, Ritesh Parikh, Animesh Jain, High-radix on-chip networks with low-radix routers international conference on computer aided design. pp. 289- 294 ,(2014) , 10.5555/2691365.2691424
Mehdi Modarressi, Hamid Sarbazi-Azad, Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs application specific systems architectures and processors. pp. 153- 156 ,(2012) , 10.1109/ASAP.2012.32
Marcel Gort, Jason H. Anderson, Deterministic multi-core parallel routing for FPGAs field-programmable technology. pp. 78- 86 ,(2010) , 10.1109/FPT.2010.5681758
Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, Xiaowei Li, An abacus turn model for time/space-efficient reconfigurable routing Proceeding of the 38th annual international symposium on Computer architecture - ISCA '11. ,vol. 39, pp. 259- 270 ,(2011) , 10.1145/2000064.2000096
Chen Wu, Chenchen Deng, Leibo Liu, Jie Han, Jiqiang Chen, Shouyi Yin, Shaojun Wei, An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 34, pp. 1264- 1277 ,(2015) , 10.1109/TCAD.2015.2422843
Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, MP3: Minimizing performance penalty for power-gating of Clos network-on-chip high-performance computer architecture. pp. 296- 307 ,(2014) , 10.1109/HPCA.2014.6835940
Tushar Krishna, Chia-Hsin Owen Chen, Woo-Cheol Kwon, Li-Shiuan Peh, Smart: Single-Cycle Multihop Traversals over a Shared Network on Chip IEEE Micro. ,vol. 34, pp. 43- 56 ,(2014) , 10.1109/MM.2014.48