Software configurable technique for prioritizing interrupts in a microprocessor-based system
作者： Steven R. Cox
DOI:
关键词:
摘要: A software configurable technique for prioritizing and masking interrupts in a microprocessor-based system. Contents of first plurality registers (100) map each to an appropriate one second (200) indicate which are masked. The arranged predetermined priority contains the starting address interrupt service routine corresponding interrupt. signals mapped outputs logical "OR" gates according contents by de-multiplexers (302) coupled inputs (312). Each gate corresponds registers. "AND" (322) so as allow only highest enabled signal enable
lens.org 参考文章(10)
Dan S. Mudgett, Rodney W. Schmidt, Qadeer A. Qureshi, James R. Macdonald, Douglas D. Gephardt, Apparatus and method for storing interrupt source information in an interrupt controller based upon interrupt priority ,(1996)
Takashi Yokomizo, Interrupt managing system for real-time operating system ,(1996)
Amit Mital, Exception handler and method for handling interrupts ,(1995)
Jerng-Cherng Fan, Po-Chuan Kang, Tsahn-Yih Chang, Hong-Chich Chou, Method and apparatus for dispatching multiple interrupt requests simultaneously ,(1997)
Louis Bennie Capps, An Xuan Tra, Son Hung Lam, Adapter with an onboard interrupt controller for controlling a computer system ,(1996)
Rodney W. Schmidt, Douglas D. Gephardt, Multiprocessing interrupt controller on i/o bus ,(1997)
Steven A. Grundon, Brian J. Connolly, Richard J. Grimm, Multiple independent I/O functions on a PCMCIA card share a single interrupt request signal using an AND gate for triggering a delayed RESET signal ,(1996)
Gerry Kane, Joe Heinrich, MIPS RISC architecture ,(1987)
Louis Bennie Capps, An Xuan Tra, Son Hung Lam, Method and apparatus for allowing an interrupt controller on an adapter to control a computer system ,(1996)