Integrated circuit output buffers having reduced power consumption requirements and methods of operating same
作者： Robert J. Proebsting
DOI:
关键词:
摘要: Integrated circuit output buffers include an integrated substrate, buffer in the substrate which drives a respective load, supplemental voltage supply pad on first switch and at least one external capacitor is electrically coupled to pad. The series between of During operation, closed facilitate forward transfer stored charge from (e.g., 1 μF) capacitive load 100 pF) during portion pull-up time interval. then turned complete operation. Next, transferred recycled back into by closing again pull-down By recycling some used drive amount current required pull-up/pull-down cycle can be reduced.
lens.org 参考文章(19)
Masaki C, Masahiko C, Delay circuit using capacitor and transistor ,(1994)
Robert Schnadt, Werner Haug, Rainer Clemen, Delay circuit with field effect transistors ,(1976)
David J. Kachmarik, Louis R. Nerone, Michael M. Secen, Lamp ballast with triggerless starting circuit ,(1997)
Steven Frederick Gillig, Jeannie Han Kosiec, Circuit and method for generating a delayed output signal ,(1994)
Pascal Guignon, Pierre Carbou, Philippe Perney, Controlled delay circuit ,(1993)
Howard Clayton Kirsch, Chiun-chi Shen, Jiang-Hong Ho, Jack-Lian Kuo, Yen-Tai Lin, RC delay circuit for integrated circuits ,(1997)
Joseph Andrew Iadanza, Makoto Ueda, Process tolerant delay circuit having process sensitive and process insensitive components placed therein ,(1996)
Andrew M. Love, Delay stage with reduced Vdd dependence ,(1990)
David J. McKinney, Grigory Kogan, Accurate delay generator having a compensation feature for power supply voltage and semiconductor process variations ,(1990)