Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler

作者: A. Fedorova , M. Seltzer

DOI: 10.1109/PACT.2007.40

关键词:

摘要: We describe a new operating system scheduling algorithm that improves performance isolation on chip multiprocessors (CMP). Poor occurs when an application's is determined by the behaviour of its co-runners, i.e., other applications simultaneously running with it. This dependency caused unfair, co- runner-dependent cache allocation CMPs. interferes 's control over priority enforcement and hinders QoS provisioning. Previous solutions required modifications to hardware. present software solution. Our cache-fair ensures application runs as quickly it would under fair allocation, regardless how actually allocated. If thread executes fewer instructions per cycle than scheduler increases thread's CPU time slice. way, overall does not suffer because allowed use longer. our implementation in Solaristrade 10, show significantly for SPEC CPU, JBB TPC-C.

参考文章(24)
Alexandra Fedorova, Margo Seltzer, Michael D. Smith, A Non-Work-Conserving Operating System Scheduler For SMT Processors ,(2006)
Richard Cole, Alan Frieze, Bruce M. Maggs, Michael Mitzenmacher, Andréa W. Richa, Ramesh Sitaraman, Eli Upfal, On Balls and Bins with Deletions randomization and approximation techniques in computer science. ,vol. 1518, pp. 145- 158 ,(1998) , 10.1007/3-540-49543-6_12
Calin Cascaval, Luiz DeRose, David A. Padua, Daniel A. Reed, Compile-Time Based Performance Prediction languages and compilers for parallel computing. pp. 365- 379 ,(1999) , 10.1007/3-540-44905-1_23
Joshua Kihm, Dan Connors, Andrew Janiszewski, Alex Settle, Architectural Support for Enhanced SMT Job Scheduling international conference on parallel architectures and compilation techniques. pp. 63- 73 ,(2004) , 10.5555/1025127.1025997
Nauman Rafique, Won-Taek Lim, Mithuna Thottethodi, Architectural support for operating system-driven CMP cache management international conference on parallel architectures and compilation techniques. pp. 2- 12 ,(2006) , 10.1145/1152154.1152160
Yan Solihin, Vinh Lam, Josep Torrellas, Scal-Tool: Pinpointing and Quantifying Scalability Bottlenecks in DSM Multiprocessors conference on high performance computing (supercomputing). pp. 17- 17 ,(1999) , 10.1145/331532.331549
R. Saavedra-Barrera, D. Culler, T. von Eicken, Analysis of multithreaded architectures for parallel computing acm symposium on parallel algorithms and architectures. pp. 169- 178 ,(1990) , 10.1145/97444.97683
Allan Snavely, Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor architectural support for programming languages and operating systems. ,vol. 35, pp. 234- 244 ,(2000) , 10.1145/356989.357011
P.K. Dubey, A. Krishna, M.S. Squillante, Analytic performance modeling for a spectrum of multithreaded processor architectures modeling analysis and simulation on computer and telecommunication systems. pp. 110- 122 ,(1995) , 10.1109/MASCOT.1995.378700