System for i-q phase mismatch detection and correction
作者： Sang-Oh Lee , Jeongsik Yang , Chan Hong Park
DOI:
关键词:
摘要: System for I-Q phase mismatch detection and correction. An apparatus to correct a between I Q signals includes correction circuit configured continuously compare reference signal error associated with the generate an bias signal, first CMOS buffer receive output adjusted based on second signal.
google.co.in参考文章(183)
Ken A. Poteet, Sense amplifier circuit for dynamic read/write memory ,(1984)
Yung-Ming Chiu, Ming-Chung Huang, Hong-Ta Hsu, Wen-Shan Wang, Transmitter and receiver capable of reducing in-phase/quadrature-phase (I/Q) mismatch and an adjusting method thereof ,(2009)
Jr. Ronald F. Kielmeyer, Analog frequency divider utilizing two amplifiers and a LC resonant circuit ,(1991)
Mark Francis Hilbert, Phase quadrature signal generator having a variable phase shift network ,(1997)
Joseph Natonio, Steven J. Zier, Design structure for CMOS differential rail-to-rail latch circuits ,(2007)
Seung-Keun Park, Jin-A Park, Sanghoon Kim, Pyung-Dong Cho, Apparatus and method for i/q modulation ,(2006)
Shou-Tsung Wang, Chung-Chiang Ku, En-Hsiang Yeh, Analog demodulator in a low-if receiver ,(2004)
Taizo Yamawaki, Yasuyuki Okuma, Satoshi Tanaka, Low power consumption receiver apparatus ,(2003)
Chiewcharn Narathong, Octavian Florescu, Amr M. Fahim, Pll lock management system ,(2005)
Wayne S. Berry, Richard S. Kontra, William R. Tonti, John A. Fifield, William H. Guthrie, Programmable semiconductor device ,(2003)