System and method of preventing the simulation of a circuit if a change to the circuit topology is detected
作者： Lawrence Meares
DOI:
关键词:
摘要: A system, method, and software module for preventing a simulation and/or analysis of circuit described in netlist if change the topology has been detected. The method entails scanning changes prior to performing or on circuit. If no detected, then is allowed proceed. If, other hand, some cases prevented. methodology allows prospective customer perform complicated with freely-distributed demo program, yet it does not rise manufacturing giving away its since restricted that particular topology.
lens.org 参考文章(52)
Hidetoshi Chikata, Shunzo Yamashita, Naoki Kato, Kazuo Yano, Design method of a logic circuit ,(2001)
Thomas C. Brennan, Method and system for indicating a status of a circuit design ,(1994)
Chia-Huei Lee, Ming-Chih Lai, Martin Lu, Active path extraction for HDL code ,(2002)
Kenneth S. McElvain, David S. Rickel, Methods and apparatuses for checking equivalence of circuits ,(2001)
Yaroku Sugiyama, Yasunori Abe, Hiroyuki Sugiyama, Terunobu Maruyama, Ryouichi Yamashita, Noriyuki Ito, Interactive circuit designing apparatus ,(1995)
Doug L. Rollins, Data security for digital data storage ,(2006)
Probst Juergen, Method for verifying the configuration of a computer system ,(1997)
Michael K. Mayes, Digital circuit simulation of analog/digital circuits ,(1991)
Steven Meyer, Simulator independent object code HDL simulation using PLI ,(2002)
Harish K. Sarin, Modeling, characterization and simulation of integrated circuit power behavior ,(1996)