Microprocessor which automatically rearranges the data order of the transferred data based on predetermined order
作者： Yoshiaki Kittaka , Koichi Sato
DOI:
关键词:
摘要: A microprocessor which exchanges data of a plurality bits arranged in predetermined order by every number comprises, an area assignment register for assigning certain address space, holding information the assigned area, and circuit rearranging response to when are exchanged with processes increase execution speed automatically hardwares respective microprocessors multiprocessor system share main memory.
google.ch 参考文章(6)
H. Frank Howes, Richard J. Edry, Martin J. Schwartz, Byte addressable memory for variable length instructions and data ,(1984)
Craig C. Hansen, Larry B. Weber, Thomas J. Riordan, Steven A. Przybylski, Dual byte order computer architecture a functional unit for handling data sets with differnt byte orders ,(1988)
Craig C. Hansen, Thomas J. Riordan, Risc computer with unaligned reference handling and method for the same ,(1986)
Tohru Sasaki, Tohru Utsumi, High speed byte data rearranging processor ,(1988)
Livio A Rigazio, Data buffer system for transferring information from a first to a second storage medium ,(1968)
TRON Project 1987 Open-Architecture Computer Systems Springer Japan. ,(1987) , 10.1007/978-4-431-68069-7