Data transfer system in which data is transferred to or from a data memory during an instruction fetch cycle

摘要: A data transfer system has an address bus and a bus, each divided into two parts by switch. microprocessor program memory are connected to the first of buses. memory, controller, input/output devices second tile While is fetching instruction from switches disconnect buses, enabling controller directly between devices. At other times connect access Input/output