Method and apparatus for computing matrix transformations
作者： William W. Macy , Eric Q. Li , Yen-Kuang Chen , Minerva M. Yeung
DOI:
关键词:
摘要: A method and apparatus for performing matrix transformations including multiply-add operations byte shuffle on packed data in a processor. In one embodiment, two rows of content elements are shuffled to generate first second respectively columns columns. third sums products is generated from the by instruction. fourth more another Corresponding then summed product matrix. Elements may be an order that further facilitates multiplication.
lens.org 参考文章(107)
Ruby B. Lee, Processor for performing subword permutations and combinations ,(1995)
Joel D. Lamb, Ruby B. Lee, Charles R. Dowdell, Computer multiply instruction with a subresult selection option ,(1994)
Masao Nakaya, Harufusa Kondo, Hideki Ando, Digital signal processor with parallel multipliers ,(1986)
Leslie D. Kohn, Method and apparatus for graphics display data manipulation ,(1989)
Kenneth E. Turkowski, Method for parallel interpolation of images ,(1993)
Shoji Nakatani, Vector processing unit ,(1982)
Arindam Saha, Srinivas Mandavilli, Instructions for arithmetic operations on vectored data ,(1999)
Mihaela van der Schaar, Yiannis Andreopoulos, Adrian Munteanu, Jan Cornelis, Peter Schelkens, INTERNATIONAL ORGANISATION FOR STANDARDISATION ORGANISATION INTERNATIONALE DE NORMALISATION ISO/IEC JTC1/SC29/WG11 CODING OF MOVING PICTURES AND AUDIO ,(2004)
Randall D. Groves, Dennis G. Gregoire, Martin S. Schmookler, Single cycle merge/logic unit ,(1988)
Gregory C. Parrish, Shreekant S. Thakkar, Mohammad Abdallah, Thomas Huff, Method and apparatus for efficient vertical SIMD computations ,(1998)