Dynamically setting burst length of double data rate memory device by applying signal to at least one external pin during a read or write transaction
作者： Christopher S. Johnson
DOI:
关键词:
摘要: One or more external control pins and/or addressing on a memory device are used to set one both of burst length and type the device.
google.co.uk 参考文章(62)
Masaya Muranaka, Semiconductor storage device and test system ,(1998)
Chun Shiah, Ming-Hung Wang, Gyh-Bin Wang, Address decoding scheme for DDR memory ,(1998)
Rhonda Cassada, Stephen Camacho, Robert M. Walker, Addressing system in a multi-port RAM having main and cache memories ,(1998)
Brandt P. Ochsner, Multiconfigural computers utilizing a time-shared bus ,(1981)
Ieee Standards Board, IEEE standard for a simple 32-bit backplane bus : NuBus ; includes ANSI/IEEE Std 1101-1987, IEEE standard for mechanical core specifications for microcomputers Institute of Electrical and Electronics Engineers. ,(1988)
Daniel K. Jackson, Interface between a microprocessor chip and peripheral subsystems ,(1978)
Michael T. Glier, Method and apparatus for high bandwidth shared memory ,(1986)
Koen R. C. Bennebroek, Thomas M. Wicki, N-way set-associative external cache with standard DDR memory devices ,(2002)
Percy R. Aria, Sherman Lee, DRAM controller cache ,(1988)