Power switched logic gates

摘要: A plurality of logic gates having common data inputs are selected by activation and deactivation switches connecting the to circuit power terminals. In one embodiment both leads gate connected two a second embodiment, first lead is continuously terminal switch for select deselect. The includes buffer inverter on each output whose terminals as gates. Alternatively, could connect input